Autor Voros, Nikolaos
|
|
Documentos disponibles escritos por este autor (2)
Hacer una sugerencia Refinar búsquedaApplied Reconfigurable Computing. Architectures, Tools, and Applications / Voros, Nikolaos ; Huebner, Michael ; Keramidas, Georgios ; Goehringer, Diana ; Antonopoulos, Christos ; Diniz, Pedro C.
![]()
Título : Applied Reconfigurable Computing. Architectures, Tools, and Applications : 14th International Symposium, ARC 2018, Santorini, Greece, May 2-4, 2018, Proceedings Tipo de documento: documento electrónico Autores: Voros, Nikolaos, ; Huebner, Michael, ; Keramidas, Georgios, ; Goehringer, Diana, ; Antonopoulos, Christos, ; Diniz, Pedro C., Mención de edición: 1 ed. Editorial: [s.l.] : Springer Fecha de publicación: 2018 Número de páginas: XVI, 753 p. 333 ilustraciones ISBN/ISSN/DL: 978-3-319-78890-6 Nota general: Libro disponible en la plataforma SpringerLink. Descarga y lectura en formatos PDF, HTML y ePub. Descarga completa o por capítulos. Palabras clave: Ordenadores Ingeniería de software Ingeniería Informática Red de computadoras Visión por computador Inteligencia artificial Hardware de la computadora Ingeniería Informática y Redes Índice Dewey: 4 Resumen: Este libro constituye las actas de la 14.ª Conferencia Internacional sobre Computación Reconfigurable Aplicada, ARC 2018, celebrada en Santorini, Grecia, en mayo de 2018. Los 29 artículos completos y 22 breves presentados en este volumen fueron cuidadosamente revisados y seleccionados entre 78 presentaciones. Además, el volumen contiene 9 aportaciones de proyectos de investigación. Los artículos se organizaron en secciones temáticas denominadas: aprendizaje automático y redes neuronales; Diseño basado en FPGA y optimizaciones CGRA; solicitudes y encuestas; arquitecturas de tolerancia a fallos, seguridad y comunicación; arquitecturas reconfigurables y adaptativas; métodos de diseño y creación rápida de prototipos; Diseño y aplicaciones basados en FPGA; y sesión especial: proyectos de investigación. . Nota de contenido: Machine Learning and Neural Networks -- Approximate FPGA-based LSTMs under Computation Time Constraints -- Redundancy-reduced MobileNet Acceleration on Reconfigurable Logic For ImageNet Classification -- Accuracy to Throughput Trade-offs for Reduced Precision Neural Networks on Reconfigurable Logic -- Deep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud -- SqueezeJet: High-level Synthesis Accelerator Design for Deep Convolutional Neural Networks -- Efficient hardware acceleration of recommendation engines: a use case on collaborative filtering -- FPGA-based Design and CGRA Optimizations -- VerCoLib: Fast and Versatile Communication for FPGAs via PCI Express -- Performance Estimation of FPGA Modules for Modular Design Methodology using Artificial Neural Network -- Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design -- FPGA-based Memory Efficient Shift-And Algorithm for Regular Expression Matching -- Towards an optimized multi FPGA architecture with STDM network: a preliminary study -- Applications and Surveys -- An FPGA/HMC-based Accelerator for Resolution Proof Checking -- An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm -- ReneGENE-GI: Empowering Precision Genomics with FPGAs on HPCs.-FPGA-based Parallel Pattern Matching -- Embedded Vision Systems: A Review of the Literature -- A Survey of Low Power Design Techniques for Last Level Caches -- Fault-Tolerance, Security and Communication Architectures -- ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores -- Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC under Soft Errors -- High Performance UDP/IP 40Gb Ethernet Stack for FPGAs -- Tackling Wireless Sensor Network Heterogeneity Through Novel Reconfigurable Gateway Approach -- A Low-Power FPGA-Based Architecture for Microphone Arrays in Wireless Sensor Networks -- A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing.-HoneyWiN: Novel Honeycomb-based Wireless NoC Architecture in Many-Core Era -- Reconfigurable and Adaptive Architectures -- Fast Partial Reconfiguration on SRAM-based FPGAs: A Frame-Driven Routing Approach -- A Dynamic Partial Reconfigurable Overlay Framework for Python -- Runtime Adaptive Cache for the LEON3 Processor -- Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture -- DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability -- The use of HACP+SBT lossless compression in optimizing memory bandwidth requirement for hardware implementation of background modelling algorithms -- A Reconfigurable PID Controller -- Design Methods and Fast Prototyping -- High-Level Synthesis of Software-defined MPSoCs -- Improved High-Level Synthesis for Complex CellML Models -- An Intrusive Dynamic Reconfigurable Cycle-accurate Debugging System for Embedded Processors -- Rapid prototyping and verification of hardware modules generated using HLS -- Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design -- Fast DSE for Automated Parallelization of Embedded Legacy Applications -- Control Flow Analysis for Embedded Multi-Core Hybrid Systems -- FPGA-based Design and Applications -- A Low-Cost BRAM-based Function Reuse for Configurable Soft-Core Processors in FPGAs -- A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems -- Area-Energy Aware Dataow Optimisation of Visual Tracking Systems -- Fast Carry Chain based Architectures for Two's Complement to CSD Recoding on FPGAs -- Exploring Functional Acceleration of OpenCL on FPGAs and GPUs Through Platform-Independent Optimizations -- ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads -- An OpenCL Implementation of WebP Accelerator on FPGAs -- Efficient Multitasking on FPGA Using HDL-based Checkpointing -- High Level Synthesis Implementation of Object Tracking Algorithm on ReconfigurableHardware -- Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems -- Reconfigurable IP-Based Spectral Interference Canceller -- FPGA-Assisted Distribution Grid Simulator -- Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs -- Special Session: Research Projects -- CGRA Tool Flow for Fast Run-Time Reconfiguration -- Seamless FPGA deployment over Spark in cloud computing: A use case on Machine learning hardware acceleration -- The ARAMiS Project Initiative: Multicore Systems in Safety- and Mixed-Critical Applications -- Mapping and scheduling hard real time applications on multicore systems - The ARGO approach -- Robots in assisted living environments as an unobtrusive, efficient, reliable and modular solution for independent ageing: The RADIO Experience -- HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware ECOSCALE -- Supporting uTilities for Heterogeneous EMbeddedimage processing platforms (STHEM): An Overview. En línea: https://link-springer-com.biblioproxy.umanizales.edu.co/referencework/10.1007/97 [...] Link: https://biblioteca.umanizales.edu.co/ils/opac_css/index.php?lvl=notice_display&i Applied Reconfigurable Computing. Architectures, Tools, and Applications : 14th International Symposium, ARC 2018, Santorini, Greece, May 2-4, 2018, Proceedings [documento electrónico] / Voros, Nikolaos, ; Huebner, Michael, ; Keramidas, Georgios, ; Goehringer, Diana, ; Antonopoulos, Christos, ; Diniz, Pedro C., . - 1 ed. . - [s.l.] : Springer, 2018 . - XVI, 753 p. 333 ilustraciones.
ISBN : 978-3-319-78890-6
Libro disponible en la plataforma SpringerLink. Descarga y lectura en formatos PDF, HTML y ePub. Descarga completa o por capítulos.
Palabras clave: Ordenadores Ingeniería de software Ingeniería Informática Red de computadoras Visión por computador Inteligencia artificial Hardware de la computadora Ingeniería Informática y Redes Índice Dewey: 4 Resumen: Este libro constituye las actas de la 14.ª Conferencia Internacional sobre Computación Reconfigurable Aplicada, ARC 2018, celebrada en Santorini, Grecia, en mayo de 2018. Los 29 artículos completos y 22 breves presentados en este volumen fueron cuidadosamente revisados y seleccionados entre 78 presentaciones. Además, el volumen contiene 9 aportaciones de proyectos de investigación. Los artículos se organizaron en secciones temáticas denominadas: aprendizaje automático y redes neuronales; Diseño basado en FPGA y optimizaciones CGRA; solicitudes y encuestas; arquitecturas de tolerancia a fallos, seguridad y comunicación; arquitecturas reconfigurables y adaptativas; métodos de diseño y creación rápida de prototipos; Diseño y aplicaciones basados en FPGA; y sesión especial: proyectos de investigación. . Nota de contenido: Machine Learning and Neural Networks -- Approximate FPGA-based LSTMs under Computation Time Constraints -- Redundancy-reduced MobileNet Acceleration on Reconfigurable Logic For ImageNet Classification -- Accuracy to Throughput Trade-offs for Reduced Precision Neural Networks on Reconfigurable Logic -- Deep Learning on High Performance FPGA Switching Boards: Flow-in-Cloud -- SqueezeJet: High-level Synthesis Accelerator Design for Deep Convolutional Neural Networks -- Efficient hardware acceleration of recommendation engines: a use case on collaborative filtering -- FPGA-based Design and CGRA Optimizations -- VerCoLib: Fast and Versatile Communication for FPGAs via PCI Express -- Performance Estimation of FPGA Modules for Modular Design Methodology using Artificial Neural Network -- Achieving Efficient Realization of Kalman Filter on CGRA through Algorithm-Architecture Co-design -- FPGA-based Memory Efficient Shift-And Algorithm for Regular Expression Matching -- Towards an optimized multi FPGA architecture with STDM network: a preliminary study -- Applications and Surveys -- An FPGA/HMC-based Accelerator for Resolution Proof Checking -- An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm -- ReneGENE-GI: Empowering Precision Genomics with FPGAs on HPCs.-FPGA-based Parallel Pattern Matching -- Embedded Vision Systems: A Review of the Literature -- A Survey of Low Power Design Techniques for Last Level Caches -- Fault-Tolerance, Security and Communication Architectures -- ISA-DTMR: Selective Protection in Configurable Heterogeneous Multicores -- Analyzing AXI Streaming Interface for Hardware Acceleration in AP-SoC under Soft Errors -- High Performance UDP/IP 40Gb Ethernet Stack for FPGAs -- Tackling Wireless Sensor Network Heterogeneity Through Novel Reconfigurable Gateway Approach -- A Low-Power FPGA-Based Architecture for Microphone Arrays in Wireless Sensor Networks -- A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing.-HoneyWiN: Novel Honeycomb-based Wireless NoC Architecture in Many-Core Era -- Reconfigurable and Adaptive Architectures -- Fast Partial Reconfiguration on SRAM-based FPGAs: A Frame-Driven Routing Approach -- A Dynamic Partial Reconfigurable Overlay Framework for Python -- Runtime Adaptive Cache for the LEON3 Processor -- Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture -- DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability -- The use of HACP+SBT lossless compression in optimizing memory bandwidth requirement for hardware implementation of background modelling algorithms -- A Reconfigurable PID Controller -- Design Methods and Fast Prototyping -- High-Level Synthesis of Software-defined MPSoCs -- Improved High-Level Synthesis for Complex CellML Models -- An Intrusive Dynamic Reconfigurable Cycle-accurate Debugging System for Embedded Processors -- Rapid prototyping and verification of hardware modules generated using HLS -- Comparing C and SystemC Based HLS Methods for Reconfigurable Systems Design -- Fast DSE for Automated Parallelization of Embedded Legacy Applications -- Control Flow Analysis for Embedded Multi-Core Hybrid Systems -- FPGA-based Design and Applications -- A Low-Cost BRAM-based Function Reuse for Configurable Soft-Core Processors in FPGAs -- A Parallel-Pipelined OFDM Baseband Modulator with Dynamic Frequency Scaling for 5G Systems -- Area-Energy Aware Dataow Optimisation of Visual Tracking Systems -- Fast Carry Chain based Architectures for Two's Complement to CSD Recoding on FPGAs -- Exploring Functional Acceleration of OpenCL on FPGAs and GPUs Through Platform-Independent Optimizations -- ReneGENE-Novo: Co-designed Algorithm-Architecture for Accelerated Preprocessing and Assembly of Genomic Short Reads -- An OpenCL Implementation of WebP Accelerator on FPGAs -- Efficient Multitasking on FPGA Using HDL-based Checkpointing -- High Level Synthesis Implementation of Object Tracking Algorithm on ReconfigurableHardware -- Reconfigurable FPGA-Based Channelization Using Polyphase Filter Banks for Quantum Computing Systems -- Reconfigurable IP-Based Spectral Interference Canceller -- FPGA-Assisted Distribution Grid Simulator -- Analyzing the Use of Taylor Series Approximation in Hardware and Embedded Software for Good Cost-Accuracy Tradeoffs -- Special Session: Research Projects -- CGRA Tool Flow for Fast Run-Time Reconfiguration -- Seamless FPGA deployment over Spark in cloud computing: A use case on Machine learning hardware acceleration -- The ARAMiS Project Initiative: Multicore Systems in Safety- and Mixed-Critical Applications -- Mapping and scheduling hard real time applications on multicore systems - The ARGO approach -- Robots in assisted living environments as an unobtrusive, efficient, reliable and modular solution for independent ageing: The RADIO Experience -- HLS Algorithmic Explorations for HPC Execution on Reconfigurable Hardware ECOSCALE -- Supporting uTilities for Heterogeneous EMbeddedimage processing platforms (STHEM): An Overview. En línea: https://link-springer-com.biblioproxy.umanizales.edu.co/referencework/10.1007/97 [...] Link: https://biblioteca.umanizales.edu.co/ils/opac_css/index.php?lvl=notice_display&i
Título : Components and Services for IoT Platforms : Paving the Way for IoT Standards Tipo de documento: documento electrónico Autores: Keramidas, Georgios, ; Voros, Nikolaos, ; Hübner, Michael, Mención de edición: 1 ed. Editorial: [s.l.] : Springer Fecha de publicación: 2017 Número de páginas: IX, 383 p. 128 ilustraciones, 106 ilustraciones en color. ISBN/ISSN/DL: 978-3-319-42304-3 Nota general: Libro disponible en la plataforma SpringerLink. Descarga y lectura en formatos PDF, HTML y ePub. Descarga completa o por capítulos. Palabras clave: Circuitos electrónicos Telecomunicación Software de la aplicacion Circuitos y sistemas electrónicos Ingeniería en Comunicaciones Redes Aplicaciones informáticas y de sistemas de información Índice Dewey: 621.3815 Resumen: Este libro sirve como referencia única sobre lo último en plataformas, servicios, herramientas, lenguajes de programación y aplicaciones de Internet de las cosas (IoT). En particular, los autores se centran en los requisitos relacionados con la IoT, como el bajo consumo de energía, el tiempo de comercialización, la conectividad, la confiabilidad, la interoperabilidad, la seguridad y la privacidad. Los autores discuten la cuestión de si necesitamos nuevos organismos o iniciativas de estandarización de IoT, hacia un mundo ciberfísico totalmente conectado. La cobertura incluye los resultados de la investigación de varios proyectos europeos actuales relacionados con plataformas, servicios, API, herramientas y aplicaciones de IoT. Proporciona a los lectores una referencia única sobre lo último en plataformas, servicios, herramientas, lenguajes de programación y aplicaciones de Internet de las cosas (IoT); Incluye resultados de investigación de varios proyectos europeos actuales sobre requisitos relacionados con la IoT, como bajo consumo de energía, confiabilidad, interoperabilidad, seguridad y privacidad; Permite que una audiencia multidisciplinaria comprenda los conceptos primitivos para diseñar la próxima generación de sistemas ciberfísicos y dispositivos asociados. Nota de contenido: Part I Platforms and Design Methodologies for IoT Hardware -- 1 -Shaping Configurable Micro-Processors for IoT Devices -- 2 Shaping Configurable Micro-Processors for IoT Devices -- 3 AXIOM a Flexible Platform for the Smart Home -- PArt II Simulation, Modeling and Programming Frameworks for IoT -- 4 Internet of Things Simulation using OMNeT++ and Hardware in the Loop -- 5 Towards Self-Adaptive IoT Applications: Requirements and Adaptivity Patterns for a Fall-Detection Ambient Assisting Living Application -- 6 Small Footprint JavaScript Engine -- 7 VirISA Recruiting Virtualization and Reconfigurable Processor ISA for Malicious Code Injection Protection -- Part III Opportunities, Challenges and Limits in WSN Deployment for IoT -- 8 Deployment Strategies of Wireless Sensor Networks for IoT: Challenges, Trends and Solutions Based on Novel Tools and HW/SW Platforms -- 9 Wireless Sensor Networks for the Internet of Things barriers and synergies -- 10 Event Identification in Wireless Sensor Networks.-Part IV Efficient Data Management and Decision Making for IoT -- 11 Integrating IoT and Fog Computing for Healthcare Service Delivery -- 12 Supporting Decision Making for Large-Scale IoTs: Trading Accuracy with Computational Complexity -- 13 Fuzzy Inference Systems Design Approaches for WSNs -- Part V Use Cases for IoT -- 14 IoT in Ambient Assistant Living Environments: A View from Europe -- 15 Software Design and Optimization of ECG Signal Analysis and Diagnosis for Embedded IoT Devices -- 16 Design for a System of Multimodal Interconnected ADL Recognition Services -- 17 IoT Components for Secure Smart Building Environments -- 18 Building Automation Systems in the World of Internet of Things. En línea: https://link-springer-com.biblioproxy.umanizales.edu.co/referencework/10.1007/97 [...] Link: https://biblioteca.umanizales.edu.co/ils/opac_css/index.php?lvl=notice_display&i Components and Services for IoT Platforms : Paving the Way for IoT Standards [documento electrónico] / Keramidas, Georgios, ; Voros, Nikolaos, ; Hübner, Michael, . - 1 ed. . - [s.l.] : Springer, 2017 . - IX, 383 p. 128 ilustraciones, 106 ilustraciones en color.
ISBN : 978-3-319-42304-3
Libro disponible en la plataforma SpringerLink. Descarga y lectura en formatos PDF, HTML y ePub. Descarga completa o por capítulos.
Palabras clave: Circuitos electrónicos Telecomunicación Software de la aplicacion Circuitos y sistemas electrónicos Ingeniería en Comunicaciones Redes Aplicaciones informáticas y de sistemas de información Índice Dewey: 621.3815 Resumen: Este libro sirve como referencia única sobre lo último en plataformas, servicios, herramientas, lenguajes de programación y aplicaciones de Internet de las cosas (IoT). En particular, los autores se centran en los requisitos relacionados con la IoT, como el bajo consumo de energía, el tiempo de comercialización, la conectividad, la confiabilidad, la interoperabilidad, la seguridad y la privacidad. Los autores discuten la cuestión de si necesitamos nuevos organismos o iniciativas de estandarización de IoT, hacia un mundo ciberfísico totalmente conectado. La cobertura incluye los resultados de la investigación de varios proyectos europeos actuales relacionados con plataformas, servicios, API, herramientas y aplicaciones de IoT. Proporciona a los lectores una referencia única sobre lo último en plataformas, servicios, herramientas, lenguajes de programación y aplicaciones de Internet de las cosas (IoT); Incluye resultados de investigación de varios proyectos europeos actuales sobre requisitos relacionados con la IoT, como bajo consumo de energía, confiabilidad, interoperabilidad, seguridad y privacidad; Permite que una audiencia multidisciplinaria comprenda los conceptos primitivos para diseñar la próxima generación de sistemas ciberfísicos y dispositivos asociados. Nota de contenido: Part I Platforms and Design Methodologies for IoT Hardware -- 1 -Shaping Configurable Micro-Processors for IoT Devices -- 2 Shaping Configurable Micro-Processors for IoT Devices -- 3 AXIOM a Flexible Platform for the Smart Home -- PArt II Simulation, Modeling and Programming Frameworks for IoT -- 4 Internet of Things Simulation using OMNeT++ and Hardware in the Loop -- 5 Towards Self-Adaptive IoT Applications: Requirements and Adaptivity Patterns for a Fall-Detection Ambient Assisting Living Application -- 6 Small Footprint JavaScript Engine -- 7 VirISA Recruiting Virtualization and Reconfigurable Processor ISA for Malicious Code Injection Protection -- Part III Opportunities, Challenges and Limits in WSN Deployment for IoT -- 8 Deployment Strategies of Wireless Sensor Networks for IoT: Challenges, Trends and Solutions Based on Novel Tools and HW/SW Platforms -- 9 Wireless Sensor Networks for the Internet of Things barriers and synergies -- 10 Event Identification in Wireless Sensor Networks.-Part IV Efficient Data Management and Decision Making for IoT -- 11 Integrating IoT and Fog Computing for Healthcare Service Delivery -- 12 Supporting Decision Making for Large-Scale IoTs: Trading Accuracy with Computational Complexity -- 13 Fuzzy Inference Systems Design Approaches for WSNs -- Part V Use Cases for IoT -- 14 IoT in Ambient Assistant Living Environments: A View from Europe -- 15 Software Design and Optimization of ECG Signal Analysis and Diagnosis for Embedded IoT Devices -- 16 Design for a System of Multimodal Interconnected ADL Recognition Services -- 17 IoT Components for Secure Smart Building Environments -- 18 Building Automation Systems in the World of Internet of Things. En línea: https://link-springer-com.biblioproxy.umanizales.edu.co/referencework/10.1007/97 [...] Link: https://biblioteca.umanizales.edu.co/ils/opac_css/index.php?lvl=notice_display&i

